Abstract: This paper proposes a discrete-time model-reference sliding mode control of three-phase four-leg voltage source inverters for stand-alone distributed generation systems. Three-phase four-leg voltage source inverters (VSIs) are used in a broad area. A discrete-time model-reference sliding mode controller, having superior advantages such as insensitivity to external disturbances, system parameter variations, and modeling errors, is applied to control the output voltage of three-phase four-leg VSIs. As a new study, the discrete-time model-reference sliding mode control with a supplemented output feedback integral controller is proposed so that the controlled output voltages of the VSI tracks the input reference signal. The controller is designed using the augmented discrete-time error dynamics presented in this paper and is applied to control the output voltage control of a three-phase four-leg based uninterruptable power supply.
Introduction
Renewable energy sources (such as wind turbines, photovoltaic arrays, biomass, and fuel cells) are increasingly preferred in distributed generation systems (DGSs) in order to reduce global warming gas emissions [1] . In recent years, since the grid connection of rural villages or remote islands has higher costs than the stand-alone operations, stand-alone DGSs applications for those cases are gaining more attention [1] [2] [3] [4] [5] [6] [7] . The inverter of the DGS can be considered as an uninterruptible power supply (UPS) for its local loads in stand-alone applications [1] . Stand-alone DGS or UPS discrete-time control methods have been a popular research area in the last decades. Although in rural villages a stand-alone application phase-neutral load connection is also important, a single phase load cannot be connected according to the studies given in [1, [4] [5] [6] , because the inverter topologies given in those studies are three-phase and three-wire. The inverter topology of this study is four-leg and four-wire, which provides a single phase load connection in stand-alone rural village applications.
In many of the industrial and commercial electrical power systems, power is distributed through a threephase four-wire system. In this type of system, when the three-phase load is unbalanced and/or single phase loads are unequally configured, a zero-sequence current appears. If the compensation of the neutral current is inadequate, it can damage the neutral cable and the transformer and reduce energy efficiency [8] [9] [10] .
Three-phase voltage source inverters (VSIs), used in many applications such as active power filters [9, 11] , distributed generation systems [8] , and PWM rectifiers [12] , have two main ways of providing a neutral connection for three-phase four-wire systems [8, 10, 13] : 1) a relatively simple approach of using two capacitors to split the DC link and tie the neutral point to the midpoint of the two capacitors [14, 15] ; and 2) using a four-leg inverter topology and tying the neutral point to the midpoint of the fourth leg [13, 16, 17] .
In the literature, there are many valuable studies comparing split-center capacitors and four-leg VSIs [12, 18] . The former suffer from an insufficient utilization of the DC link voltage due to the neutral currents caused by unbalanced loads and need large DC link capacitors to maintain an acceptable voltage ripple across the DC link [8, 18] . The four-leg topology presents advantages such as better DC link utilization, smaller DC link capacitors, a more precise control of the neutral current, and flexibility in control over the split capacitor topology [9, 12] . Although the fourth-leg topology increases the complexity of the phase voltage control, it gives better controllability because of the increase in the number of switches [19] .
The studies found in the literature on the three-phase four-leg VSIs can be classified into two groups when the main issues are considered: 1) modulation method studies [12, 14, 20, 21] and 2) control method studies [8, [22] [23] [24] [25] . In this study, a new simplified mathematical model and a new control approach is offered for three-phase four-leg VSIs. Therefore, this study can be considered in the scope of the second group.
A pole assignment-based method was offered to regulate the output voltage of the three-phase four-leg inverter [23] . In [24] , the current control of a grid-connected four-leg inverter was carried out by using a predictive controller. A sliding mode controller (SMC) was applied to three-phase four-leg shunt active power filters to compensate the effects of the distorted nonlinear loads [25] . In [8] , using two different synchronous reference frames (positive and negative), a three-phase output voltage and current decomposed into positive, negative, and homopolar sequence components, and then a PI controller was designed for each component. In [22] , the three-phase currents of the three-phase four-leg VSI were regulated independently via a PI controller. In [14] , only an open-loop control was considered in simulation and experimental studies. A Fourier decompositionbased selective harmonic elimination method was offered to deal with unbalanced loads in three-phase four-leg inverters in the open-loop control mode in [26] . A minimally switched control algorithm was proposed in [9] to compensate zero-sequence currents caused by unbalanced and nonlinear loads in three-phase four-leg VSIs.
As can be seen from the literature review [8, [22] [23] [24] [25] , many different control methods, including modern control techniques, were used to control the three-phase four-leg inverter. However, in most of the studies, the conventional PI (proportional + integral) controller was preferred [8, 22] . In a number of studies only an open-loop control is examined and a closed-loop control is not considered [14, 16, 26] .
Modeling the three-phase four-leg VSI
In this study, a robust discrete-time model-reference sliding mode controller (RD-MRSMC) is applied to control the output voltage of a three-phase four-leg based UPS for the stand-alone DGS system shown in Figure 1 with a dotted line.
The objective of the model-reference control is to develop a control algorithm that forces the plant to follow the dynamics of a desired model, also called a reference model. The controller should ensure that the error between the reference model and the plant states is zero when time tends to infinity, i.e. e (t) = 0 . Thus, the plant output follows the reference model output accurately. Although the model-reference system does not need to be practically feasible, it should be, as much as possible, similar to the plant [27, 28] . In this study, the discrete-time model-reference sliding mode control with a supplemented output feedback integral controller is proposed as a new approach. The controller is designed using the augmented discrete-time error dynamics presented in this paper. The main advantages of the SMC are that when the sliding mode is ensured, then the system is insensitive to external disturbances, system parameter variations, and modeling errors, and a relative simplicity of implementation is achieved. These properties of the SMC make it a popular and suitable method for the design of a robust controller [28] [29] [30] . A three-phase four-leg VSI will be modeled and controlled because of the focus of this paper. The mathematical model of the three-phase four-leg VSI with a filter, shown in Figure 2 , in the dq0 coordinate is obtained as below. From Figure 2 , the voltage equations for the three phases (a ,b, c) can be written, using the Kirchhoff voltage laws (KVLs), as:
where j ϵ {a, b, c} and J ϵ {A, B, C} .
Similarly, the voltage equation of the neutral-leg (n) is:
The following equalities can easily be obtained from Figure 2 : Eqs. (7) and (8) are valid in the case of symmetric output voltage and unbalanced load conditions.
Expressions describing the dynamics of three-phase and neutral currents in an abc coordinate system in continuous-time state space equations are as in Eq.
and the intermediate steps come out in Eqs. (1) through (8) .
In the above model, given in an abc coordinate system for four-leg currents, i i (t) can be transformed into a dq0 plane by using the 4 × 4 transformation matrix [31] T r defined in Eq. (10). The result is given in Eq.
(11). By the same token, from Figure 3 , the dq0 model for VSI output voltages V AN V BN V CN is obtained using the KVLs and Kirchhoff current law.
As can be seen from the dq0 models of the current and voltage given in Eqs. (11) and (16) respectively, the d and q axis circuits are coupled through wi q and wi d , wV q and wV d terms, while the axis circuit is completely decoupled from the d and q axis circuits. In order to simplify the controller design procedure, this coupling effect is neglected and a simplified model is obtained for the dq0 coordinate as follows:
where
Discretization of a continuous time model
The state-space model of the three-phase four-leg VSI given in Eq. (17) is in continuous time. In this study, however, a discrete-time controller is proposed for a three-phase four-leg VSI control. For this reason, the continuous time model of the plant given in Eq. (17) must be discretized. The discretization of a continuous time state-space model with a zero-order hold is described below.
Recall that the continuous time state-space model of a linear time-invariant system is:
where x (t) ϵ R n is the state vector, u (t) ϵ R m is the input vector, A is the n × n state matrix, and B is the n × m input matrix. Its discrete-time model can be obtained as [32] :
where φ(T ) is a discrete-time state transition matrix and is calculated as:
T : sampling period.
Design procedure of the proposed controller
The proposed RD-MRSMC based controller consists of two parts: the classical control part, D-MRSMC, and the proposed discrete-time augmented controller part. The design procedure for the two parts of the controller is explained below.
Consider a discrete-time linear time invariant plant (Eq. (22)) and a corresponding referenced model (Eq. (23)) that are given respectively as:
where x ∈ R n , x m ∈ R n are the state vectors of the system and the reference model respectively. u ∈ R is the control input, r ∈ R is the reference input, and G, H, G m and H m are compatibly dimensioned matrices.
It is assumed that the pair ( GH) is controllable and the reference model in Eq. (23) is stable.
When the conditions given in Eq. (24) are fulfilled, the system given in Eq. (22) can track the reference model in Eq. (23) [28, 29] .
where Γ g ∈ R 1xn and Γ h ∈ R .
The tracking error between the system and the reference model, required to be zero when time tends to infinity, can be determined from Eqs. (22) and (23) as:
and the dynamics of the tracking error are as follows:
When the right-hand side of Eq. (26) is rewritten using Eqs. (22) and (23), and adding and subtracting terms
Finally, using the conditions specified in Eq. (24), the dynamics of the tracking error can be rearranged as follows;
The design process of the SMC consists of two phases [28] [29] [30] : 1) design of a switching function σ [k] such that the reduced-order dynamics of the system in the sliding mode, where σ =σ = 0 , are stable; and 2) derivation of a control law u [k] that guarantees that the system's trajectory moves on to the sliding mode in a finite time and remains on it thereafter. In this study, the SMC will be designed using a regular form-based approach defined in [28] [29] [30] . Therefore, the system error model given in Eq. (28) is transformed into the regular form using a nonsingular transformation matrix T r ∈ R nxn .
By using the coordinate transformation,
where e 1 ∈ R n−1 and e 2 ∈ R 1 , the model given in Eq. (28) can be written in regular form as:
The transformation matrix T r can be computed in many ways, such as 'QR' decomposition, Gaussian elimination, etc., providing that [28] [29] [30] :
Once the system model is transformed into the regular form, the switching function and the control law can be designed as follows.
The switching function, based on linear reaching law [29, 30] is defined as:
From Eq. (29), the switching function can be rewritten as:
When the tracking error dynamics are in the sliding mode, that is σ =σ = 0 , e 2 [k] can be arranged as:
When Eq. (35) is inserted into Eq. (30), the reduced-order dynamics in the sliding mode are obtained as follows:
In order to have stable dynamics in the sliding mode all of the eigenvalues of the matrix [G 11 − G 12 K], where
2 S 1 , must be inside the unit circle [32] . Therefore, K can be considered as a state feedback matrix and can be determined by one of the state feedback design techniques such as the linear quadratic regulator (LQR), pole placement, etc., as long as the prescribed performance of the reduced-order system (30) is satisfied. When K is determined, the switching function coefficient matrix S in the original coordinates can be obtained as [29, 33] :
In Eq. (37), S 2 only acts as a scaling factor, so it can be chosen arbitrarily as long as it is invertible [28, 29, 33] .
In SMC design the second phase, as stated above, is deriving a control law that drives the closed-loop system trajectory in the sliding mode and holds it there once reached.
By using the linear reaching law technique [29, 33] ,
where ∅ ∈ R and satisfying 0 ≤ ∅ < 1.
When Eqs. (27) , (33) , and (38) are rearranged,
and then the control law u [k] can be derived from Eq. (39) as:
With the help of Eq. (40), the block diagram of the D-MRSMC controlled three-phase four-leg VSI is shown in Figure 4a . In this study the purpose is to design a servo system so that the output voltage of the VSI can follow the reference input. However, the controller designed in Section III and given in Figure 4a only regulates the dynamics of the system. Therefore, it is necessary to add integrators within the loop to eliminate steady-state errors [34] . In Figure 4b , a block diagram of the designed servo system with D-MRSMC and an integral controller for the three-phase four-leg VSI is given.
From Figure 4b ,
, when C m = C is selected, and then
is obtained. The dynamics of the tracking error given in Eq. (28) can be written in a simplified form as:
Then, using Eqs. (41), (42), and (43), the augmented error dynamics are obtained as:
The design procedure of the control signal for the augmented error dynamic given in Eq. (44) is the same as stated in Eqs. (29)-(40). As seen from Figure 4b , the whole control signal of the designed discrete-time controller can be written as: 
Controller design
The design procedure of the controller and parameters are the same for each coordinate, dq0. Therefore, here, only the q-axis controller design procedure, as explained in Section 3, is given in detail. As stated in Section 2, the disturbance I 0 in Eq. (17) is neglected in the design of the controller. The parameters of the system used in the simulation studies are given in Table 1 . The corresponding discrete-time system model is obtained below through discretization of the continuoustime system with a zero-order hold and a sampling period of T = 50 µs :
The reference model is chosen as
, and e = x − x m , the augmented error dynamics are obtained as:
The transformation matrix T r , provided in Eq. The system model is transformed to regular form by using a transform matrix T r :
The submatrices G11 and G12 described in Section 3 can be written from this regular formed matrix as:
Choosing closed-loop poles as p 1,2 = 0 leads to a dead-beat controller, and then the state feedback matrix (36) is obtained using the LQR technique: 
SH m = 6.2685.
Simulation studies
The performance and robustness of the three-phase four-leg inverter controlled by the proposed discretetime controller is investigated through computer simulations for different load conditions such as linear balanced/unbalanced, nonlinear balanced/unbalanced, and parameter variations. The performance of the proposed control method was simulated using the topology given in Figure 5 and the load conditions for the related simulations are shown in Table 2 . The simulation studies were conducted with the simplified VSI model given in Section 2. The three-phase load current samples used in the simulation studies were obtained from a real time experimental setup with sampling period T = 50 µs
Simulations for different load conditions
The simulation studies for different load conditions, configured by switches as given in Table 2 , are investigated below.
Case 1-2: The inverter was operated without a load at the beginning. Then, at t = 0.012 s the Sw1 was turned on and it was loaded with a linear-balanced load. Figure 6a shows the inverter output current-voltage variations for this case. The experiment was also repeated for a balanced nonlinear load and its result is given in Figure 6b . Here, a resistive loaded three-phase diode bridge rectifier without using a DC side filter capacitor was used as a nonlinear load.
Case 3: The performance of the proposed method in the case of an instantaneous and unbalanced load change is given in Figure 7 . Here, the inverter was loaded with a linear balanced load at the beginning. Then a heavily linear unbalanced load was connected to the inverter by turning an Sw2 switch at t = 0.032 s. Case 4: Similar to Case 3, Figure 8 shows the inverter output current-voltage variations for transition from a nonlinear balanced load to a nonlinear unbalanced load. Here, the nonlinear load is the same as the one used in Case 2. The unbalanced load performances of the available methods are usually investigated for the case in which unbalancedness is introduced by using a load addition to any phase to neutral. Such an unbalanced load addition is the most frequent application for real-time applications of UPS.
Case 5: For this case, an unbalanced nonlinear load was created by turning on Sw3 and Sw4 switches. The performance of the proposed control method was investigated for this special case and the results are given in Figure 9 . From the simulation results given in Figures 6-9 , it has been shown that the three-phase output voltages of the inverter controlled by the proposed RD-MRSMC method are accurately regulated in spite of the serious unbalanced linear/nonlinear load conditions and instantaneous unbalanced load variations.
The results in Cases 1-5 are investigated to make a comparison with similar studies in the literature. In Case 1 the inverter was loaded with a linear balanced load and the deviation of the output voltage of VSI was ∆V = 20 V , while the recovery time was 2 ms. In Case 2 the inverter was loaded with a nonlinear balanced load and the deviation of the output voltage of VSI was ∆V = 25 V , while the recovery time was 4 ms. In Case 1 and Case 2 the loads are switched on from no-load to full-load in step. In [35] the deviation of the output voltage of VSI was ∆V = 25 V , and the recovery time was 2 ms . Furthermore, in that study the load was switched on softly. In [36] the inverter had huge changes under nonlinear unbalanced load conditions, the deviation of the output voltage of the VSI was approximately ∆V = 80 V , and the recovery time was 20 ms. In [37] the deviation of the output voltage of the VSI was ∆V = 30 V . Briefly, the results show that the proposed method improves the performance of the VSI output voltage dynamics under different load conditions.
Robustness test
In this special case the robustness of the designed system against system parameter variations was investigated. For this purpose, parameters of the LC filter connected to the inverter output were varied by 20%-50% as indicated in Table 3 . Then simulations were carried out with nominal values and varied values of the parameters under the same nonlinear unbalanced load conditions. The simulation results given in Figure 10 confirm the robustness of the proposed method against parameter variations in a wide range. In Figure 10a the voltage and current waveforms are given for the nonlinear unbalanced load condition with nominal parameters. In Figure 10b the voltage waveforms are generated with nominal values (solid thick line) and varied values (dashed line) parameters for the same load condition. As seen from Figure 10b , although the system parameters varied in a wide range, the output voltages were almost unaffected.
Conclusions
In this study, a new RD-MRSMC based control method is proposed to increase the performance of the threephase four-leg based UPS for stand-alone DGSs when loaded with linear balanced/unbalanced and nonlinear balanced/unbalanced loads. Simulation results show that the VSI controlled by the proposed method exhibits a remarkable performance. Furthermore, the proposed RD-MRSMC is shown to lead to robust characteristics of the VSI in spite of system parameter variations in a wide range and the omission in deriving a mathematical model of the system. The proposed controller's coefficients and gains are calculated offline. In real-time applications, the designed controller can be implemented only by simple algebraic operations. The output voltage of the VSI has been robust against variations by 20%-50% in R, L, C filter parameters and in 5 different cases. The results obtained in this study were compared with those of other studies in the literature and it was shown that the proposed method improves the performance of the VSI output voltage dynamics under different heavy load conditions.
